

09/777542

Fig. 1 PRIOR ART




Fig. 2




Fig. 3




Fig. 4






FIG. 2

F i g . 5



409020" 67522289

Fig. 6



2025-04-26 15:44:26

Fig. 7

```

/* REG. C */

#IFDEF C
# DEFINE REG UNSIGNED INT
#ENDIF

MAIN()

/* C */

INT T;
REG x, y;

x = 0;
CLOCK();
x = 1;
t = 3;
y = x + t;
CLOCK();

/* HDL */

/* LIST */

/* {x} */
/* {} */
/* {x} */
/* {x} */
/* {x, y} */
/* {} */

/* x=0 */
/* x=1 */
/* t=3 */
/* y=4 */

/* x=1, Y=3 */

/* S107 */
/* S103 */
/* S107 */

/* S105, S107 */
/* S103 */

```

F i g . 8




FIG. 8

Fig. 9




FIG. 9: CHECKING

Fig. 10

```

/* ASSIGN. C */

#ifdef C
# DEFINE TER UNSIGNED INT
#endif

MAIN()
{
    TER z, t;

    /* C */
    /* HDL */
    /* LIST */

    z = 0;
    CLOCK();
    z = 1;
    t = 3;
    z = t + 2;
    CLOCK();

    /* z=0 */
    /* z=1 */
    /* t=3 */
    /* z=5 */


    /* z=0 */
    /* z=? */
    /* t=3 */
    /* z=? */

    /* {z} */
    /* {} */
    /* {z} */
    /* {z, t} */
    /* {z, t} */
    /* {} */

    /* S207 */
    /* S203 */
    /* S207 */
    /* S207 */
    /* S205, S207 */
    /* S203 */
}

```


F i g . 1 1



409020-2152209



F i g . 1 3




FIG. 13

Fig. 14




Fig. 15

```

/* WIRE.C */

#ifdef C
# define TER UNSIGNED INT
#endif

MAIN()
{
    TER z, t;


    t = 3;
    CLOCK();
    z = t + 2;
    t = 1;
    CLOCK();

    /* C */
    /* HDL */
    /* LIST */

    /* {t} */
    /* {} */
    /* {z} */
    /* {z, t} */
    /* {} */

```

F i g . 1 6



709020" 0744469

Fig. 17




FIG. 17

Fig. 18

```

/* AND.C */

MAIN()
{
    INT a, i;

    i = 0;
    a = 0;
    CLCOK();
    if(i > 0 && a++) {
        i = 0;
    }
    CLCOK();

    /* C */
    /* HDL */

    /* i=0 */
    /* a=0 */
    /* a=1 */

```


Fig. 19




FIG. 19